High speed serial channel design is becoming more and more challenging because of the ever increasing data rate. At multi-gigabit per second data rate, channel designers must characterize all the pieces in the signal path from transmit to receiver including connector, via, and trace, which are typically represented by either IBIS model, AMI model, S-parameter blocks or RLGC transmission line (TML) model. Conventional SPICE-like circuit simulator has difficulty to efficiently handle the channel with mixed S-parameter and TML models, especially with large number of ports. ChannelExpert provides a fast and accurate way to address the signal integrity issue arising from the cascaded network of S-parameter blocks and TML models.
Please click the link below to download the file.